



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/750,979	01/02/2004	Dong-Ho Lee	9903-074	5476
20575	7590	05/02/2005	EXAMINER	
MARGER JOHNSON & MCCOLLOM, P.C. 1030 SW MORRISON STREET PORTLAND, OR 97205			LE, THAO X	
			ART UNIT	PAPER NUMBER

2814

DATE MAILED: 05/02/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/750,979

Applicant(s)

LEE, DONG-HO

Examiner

Thao X. Le

Art Unit

2814

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 08 April 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) 14-20 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-13 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 02 January 2004 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date <u>01/02/04</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Election/Restrictions

1. Applicant's election without traverse of claims 1-13 in the reply filed on 04/08/05 is acknowledged.

Drawings

2. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they include the following reference character(s) not mentioned in the description: 821 and 823 of FIG. 3, 151-152, 167, 171, 175, 183 of FIG. 4. Corrected drawing sheets in compliance with 37 CFR 1.121(d), or amendment to the specification to add the reference character(s) in the description in compliance with 37 CFR 1.121(b) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.
3. The drawings are objected to because in FIG. 4 the character '111' should be showing the IC not the substrate. Corrected drawing sheets in compliance with 37 CFR

Art Unit: 2814

1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Art Unit: 2814

5. Claims 1, 4, 8, 11 are rejected under 35 U.S.C. 102(e) as being anticipated by US Pub 2002/0124518 to Karnezos.

Regarding claim 1, Karnezos discloses in fig. 5A a stack package including two or more area array type chip scale packages 400/500 [0097] [0099], each chip scale package comprising: a substrate 412 [0097], a plurality of ball land pads 423 [0097] formed on a lower surface of the substrate 412, a plurality of circuit patterns 423 formed on the lower surface of the substrate 412 and electrically connected to the ball land pads 423; and one or more chips 414 installed on an upper surface of the substrate 412 and electrically connected to the circuit patterns 423, wherein each chip scale package 400 of an adjacent pair of chip scale packages 500 is attached to the other in a manner where the ball land pads 523 [0099] of the upper stacked chip scale package 500 face in the opposite direction as the ball land pads 423 of the lower stacked chip scale packages 400, and wherein the circuit patterns 523 of the upper stacked chip scale package 500 are electrically connected to those of the lower stacked chip scale package 400, fig. 5A.

Regarding claim 4, Karnezos discloses the stack package according to claim 1, wherein a hole 422 [0097] is formed in the substrate of each chip scale package 400, and the chip is electrically connected to the circuit patterns by bonding wires 416 [0098] passing through the hole, fig. 5A.

Regarding claim 8, Karnezos discloses the stack package according to claim 1, wherein a plurality of solder balls 418 [0098] is formed on the ball land pads 423 of the lowest stacked chip scale package 400, fig. 5A.

Regarding claim 11, Karnezos discloses the stack package according to claim 1, wherein a plurality of connection pads 421 are formed on the outside of the region of the substrate 412 on which a plurality of ball land pads 423 are formed, and electrically connected to the circuit patterns 423.

Claim Rejections - 35 USC § 103

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

7. Claims 2-3, 5-7, 9-10, 12-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Pub 2002/0124518 to Karnezos. In view of US Pub. 2004/0150107 to Cha et al.

Regarding claims 2-3, Karnezos discloses the stack package according to claim 1, wherein the circuit patterns 523 of the upper stack chip scale package 500 are electrically connected to the circuit patterns 423 of the lower stacked chip scale package.

But, Karnezos does not disclose the upper chip package and lower chip package are electronically connected by connecting boards, wherein each connecting board comprises a flexible film and wiring patterns formed on the film.

However, Cha discloses the stack package wherein the upper chip package 110A and lower chip package 110B are electronically connected by

Art Unit: 2814

connecting boards 120, fig. 2, wherein each connecting board 120 comprises a flexible film 124 and wiring patterns 122 formed on the film [0078]. At the time the invention was made; it would have been obvious to one of ordinary skill in the art to use the connecting board teaching of Cha with Karneos's device, because it would have increased the electrical feature of the stacked BGR package and improved the bonding force of a substrate bonding part of older ball as taught by Cha [0040] [0041].

Regarding claims 5-6, Karnezos discloses the stack package wherein the chip 414 is protected by a first encapsulating part 417 [0098],

But Karnezos does not disclose the stack package wherein a plurality of bonding pads of each chip scale package are formed on the central region of the chip and exposed through the hole, and wherein one end of each bonding wire 416 is attached to a corresponding bonding pad of the chip, and wherein the bonding pads and the bonding wires are protected by a second encapsulating part.

However, Cha discloses disclose the stack package in fig. 1 wherein a plurality of bonding pads (where 3 is attached) of each chip scale package 10 are formed on the central region of the chip and exposed through the hole, and wherein one end of each bonding wire 3 is attached to a corresponding bonding pad of the chip, and wherein the chip 1 is protected by first encapsulating part 6 and the bonding pads (where 3 is attached) and the bonding wires 3 are protected by a second encapsulating part 5 [0007]. At the time the invention was

made; it would have been obvious to one of ordinary skill in the art to use the connecting board teaching of Cha with Karneos's device, because it would have increased the electrical feature of the stacked BGR package and improved the bonding force of a substrate bonding part of older ball as taught by Cha [0040] [0041].

Regarding claim 7, Karnezos discloses the stack package according to claim 6, wherein each chip scale package of an adjacent pair 500 of chip scale packages is attached to the other by an adhesive [0101] applied on the first encapsulating part 417, fig. 5A.

Regarding claims 9-10, 12-13, Karnezos discloses the stack package according to claim 1, wherein a single chip scale package is stacked on, and electrically connected through a plurality of solder balls 418 to adjacently stacked chip scale packages 500.

But Karnezos does not disclose the chip scale package is coupled by connecting boards, wherein both end of the connecting board at which the connecting board is attached to the connection pads are bent.

However, Cha discloses the stack package wherein the chip scale package in fig. 2 is coupled by connecting boards 120, wherein both end of the connecting board 120 at which the connecting board is attached to the connection pads are bent. At the time the invention was made; it would have been obvious to one of ordinary skill in the art to use the connecting board teaching of Cha with Karneos's device, because it would have increased the


electrical feature of the stacked BGR package and improved the bonding force of a substrate bonding part of older ball as taught by Cha [0040] [0041].

Conclusion

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thao X. Le whose telephone number is (571) 272-1708. The examiner can normally be reached on M-F from 8:00 AM - 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael M. Fahmy can be reached on (571) 272 -1705. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Thao X. Le
Patent Examiner
21 April 2005